


## Partiel MC43

Une station météo est dotée d'une carte microcontrôleur comprenant :

- un DSP contrôleur TMS320LF2403A - 40 MHz (version allégée du TMS320LF2407A)
- un contrôleur I2C PCA9564
- une horloge temps réel I2C PCF8563 (Fmax = 400kHz)
- un pilote d'afficheur 7 segments I2C SAA1064 (Fmax = 100 kHz)
- un émetteur/récepteur radio BIM2 433MHz
- l'électronique de conditionnement des signaux de mesure analogiques et numériques



### I Acquisition des données

Le DSP contrôleur réalise l'acquisition de 5 grandeurs analogiques (température, pression atmosphérique, humidité relative de l'air, ensoleillement et direction du vent) et 1 grandeur numérique (vitesse de vent via un codeur incrémental).

- Représenter schématiquement la structure de la chaîne de mesure des grandeurs analogiques.
- Rappeler quel est l'intérêt d'un filtre anti-repliement.
- Comment doit être dimensionnée la fréquence de coupure d'un filtre anti-repliement.
- Décrire le principe de fonctionnement des structures matérielles permettant de mettre en œuvre l'échantillonnage à fréquence fixe des grandeurs à mesurer.
- Décrire l'organisation logicielle du programme d'exploitation des données.

### II Gestion de l'horloge temps réel

L'horloge temps réel PCF8563 a pour rôle de donner la date et l'heure. Elle est utilisée ici afin d'associer à chaque mesure son instant d'échantillonnage. Ce composant est alimenté par une pile, ce qui permet de préserver la date et l'heure lors des éventuelles coupures d'alimentation. Une documentation restreinte du PCF8563 est donnée en annexe. Le microcontrôleur accède au bus I2C par l'intermédiaire du contrôleur I2C PCA9564. On propose de mettre en œuvre les fonctions de lecture de la date.

- Ecrire la fonction ***void initI2C(void)*** qui initialise le contrôleur PCA9564. (L'accès aux registres du PCA9564 s'effectue en utilisant les noms du datasheet. Exemple : I2CCON = ...).
- Indiquer quelles sont les adresses en lecture et en écriture du PCF8563.
- Donner la trame I2C permettant de lire la date : secondes, minutes, heure, jour du mois, jour de la semaine, mois, siècle (19xx ou 20xx), année.
- Donner l'organigramme de la fonction ***LIRE\_DATE*** qui réalise la lecture de la date complète sur le PCF8563 en accédant aux registres du PCA9564.
- Ecrire la fonction ***void LIRE\_DATE(void)*** en langage C.
- Evaluer la durée de lecture de la date.

### III Liaison radio

La liaison radio permet de gérer une interface homme machine à l'aide d'une console ou d'un micro-ordinateur et donc entre autre, de transférer les mesures vers le micro-ordinateur. L'émetteur/récepteur radio est directement relié au SCI. Les données numériques sont envoyées à l'émetteur/récepteur configuré en émetteur, à l'aide de la broche TX du SCI tandis que les données reçues et démodulées par l'émetteur/récepteur configuré en récepteur, sont reçues par le DSP à l'aide de la broche RX du SCI. Le micro-ordinateur est doté d'un système de transmission équivalent.

Le SCI est configurée de la manière suivante : 156250 bauds, données de 8 bits, pas de parité, 1 bit de STOP.

- III.1 Ecrire en langage C la fonction ***initSCI*** initialisant la configuration du module SCI.
  - III.2 Chaque transfert doit débuter par un entête de polarisation du BIM2 récepteur, constitué de 0 et de 1 alternativement. On utilise comme entête les 2 octets 0x55, 0x55. Représenter le chronogramme de la broche TX lors de l'envoi de l'entête par le DSP.
  - III.3 Ecrire en langage C la fonction ***void entete(void)*** réalisant l'émission de l'entête de polarisation.
  - III.4 Le protocole de communication entre la station météo et le PC est défini de la manière suivante :
    - envoi de la chaîne de caractère "RTS" par la station météo
    - envoi de la chaîne de caractère "CTS" par le PC après réception de "RTS"
    - envoi du caractère 'STX' (début du bloc) par la station météo après réception du "CTS"
    - envoi des données au format texte par la station météo, séparées par le caractère 'CR'
    - envoi du caractère 'ETX' (fin du bloc) par la station météo
    - envoi de la chaîne de caractère "ACK" par le PC après réception de 'ETX'
- Chaque caractère est converti en code manchester avant d'être transmis grâce à la fonction ***int manchester(char c)*** non étudiée ici. Le code manchester crée un mot de 16 bits à partir d'un mot de 8 bits.
- Ecrire en langage C la fonction ***void emission(int code)*** réalisant la transmission du mot de 16 bits ***code*** (déjà codé en manchester) sur la liaison série.
- III.5 Ecrire en langage C la fonction ***void envoichaine(char \*s)*** réalisant la transmission de la chaîne de caractère ***s*** sur la liaison série après codage en manchester, en faisant appel aux fonctions ***int manchester(char c)*** et ***void emission(int code)***.
  - III.6 L'entête de polarisation est envoyé avant la chaîne "RTS" et le caractère 'STX' marquant le début du bloc de données. Déterminer le temps de transmission du "RTS" en tenant compte de l'entête et du codage manchester.
  - III.7 Ecrire l'organigramme ***envoibloc*** traduisant l'envoi du bloc constitué de la température (T), la pression atmosphérique (P), l'humidité relative de l'air (HU), l'ensoleillement (E), la direction du vent (D), la vitesse du vent (V), les secondes (S), les minutes (MN), les heures (H), le jour du mois (JM), le jour de la semaine (JS), mois (MO), l'année (A), en faisant référence aux fonctions :
    - ***void entete(void)***
    - ***char \*itoa(int i)*** (convertit i en chaîne de caractères et retourne cette chaîne)
    - ***void envoichaine(char \*s)***
    - ***int manchester(char c)***
    - ***void emission(int code)***
  - III.8 Evaluer la durée de transmission d'un bloc complet.

# PCA9564 : Contrôleur I2C

(Extrait du datasheet)

Philips Semiconductors

Product data

## Parallel bus to I2C-bus controller

PCA9564



### FEATURES

- Parallel-bus to I2C-bus protocol converter and interface
- Both master and slave functions
- Multi-master capability
- Internal oscillator reduces external components
- Operating supply voltage 2.3 V to 3.6 V
- 5 V tolerant I/Os
- Standard and fast mode I2C capable and compatible with SMBus
- CSO protection exceeds 2000 V HEM per JESD22-A114, 200 V MM per JESD22-A115, and 1000 V COM per JESD22-C101
- Latch-up testing is done to JEDEC Standard JESD78 which exceed 100 mA
- Packages offered: SO20, TSSOP20, HVQFN20

### APPLICATIONS

- Add I2C bus port to controllers/processors that don't have one
- Add additional I2C bus ports to controllers/processors that need multiple I2C bus ports
- Higher frequency, lower voltage migration path for the PCF8594
- Converts 8 bits of parallel data to serial data stream to prevent having to run a large number of traces across the entire PCB board

### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	TOPSIDE MARK	DRAWING NUMBER
20-Pin Plastic SO	-40 to +85 °C	PCA9564D	PCA9564D	SOT693-1
20-Pin Plastic TSSOP	-40 to +85 °C	PCA9564PW	PCA9564	SOT390-1
20-Pin Plastic HVQFN	-40 to +85 °C	PCA9564BS	9564	SOT692-1

Standard packing quantities and other packaging data are available at [www.philipslogic.com/packaging](http://www.philipslogic.com/packaging).

### DESCRIPTION

The PCA9564 is an integrated circuit designed in CMOS technology that serves as an interface between most standard parallel-bus microcontrollers/microprocessors and the serial I2C-bus and allows the parallel bus system to communicate bi-directionally with the I2C-bus. The PCA9564 can operate as a master or a slave and can be a transmitter or receiver. Communication with the I2C-bus is carried out on a byte-wise basis using interrupt or polled handshake. The PCA9564 controls all the I2C-bus specific sequences, protocol, arbitration and timing with no external timing element required.

The PCA9564 is similar to the PCF8594 but operates at lower voltages and higher I2C frequencies. Other enhancements requested by design engineers have also been incorporated.

Characteristic	PCA9564	PCF8594	Comments
Voltage range	2.3-3.6 V	4.5-5.5 V	PCA9564 is 5 V tolerant
Maximum master mode I2C frequency	360 kHz	90 kHz	Faster I2C interface
Maximum slave mode I2C frequency	400 kHz	100 kHz	Faster I2C interface
Clock source	Internal	External	Less expensive and more convenient
Parallel interface	Fast 50 MHz	Slow	Compatible with faster processors

While the PCF8594 supported most parallel-bus microcontrollers/microprocessors including the line 8049/8051, Motorola 68000/68000 and the Zilog Z80, the PCA9564 has been designed to be very similar to the Philips standard 80C51 microcontroller. I2C hardware so the devices are not code compatible. Additionally, the PCA9564 does not support the bus monitor "Snop" mode nor the long distance mode and is not foot print compatible with the PCF8594.

Philips Semiconductors

Product data

## Parallel bus to I2C-bus controller

PCA9564

### FUNCTIONAL DESCRIPTION

#### General

The PCA9564 acts as an interface device between standard high-speed parallel buses and the serial I2C-bus. On the I2C-bus, it can act either as master or slave. Bidirectional data transfer between the I2C-bus and the parallel-bus microcontroller is carried out on a byte-wise basis, using either an interrupt or polled handshake.

#### Internal Oscillator

The PCA9564 contains an internal 9 MHz oscillator which is used for all I2C timing. The oscillator requires up to 500 µs to start-up after ENSIO bit is set to "1".

#### Registers

The PCA9564 contains four registers which are used to configure the operation of the device as well as to send and receive serial data. The registers are selected by setting pins A0 and A1 to the appropriate logic levels before a read or write operation is executed. **CAUTION:** Do not write to I2C registers while the I2C-bus is busy and the SIO is in master or addressed slave mode.

REGISTER NAME	REGISTER FUNCTION	A1	A0	READ/ WRITE	DEFAULT
I2CSTA	Status	0	0	R	F8h
I2CTO	Time-out	0	0	W	F7h
I2CDAT	Data	0	1	R/W	00h
I2CADR	Own address	1	0	R/W	00h
I2CCON	Control	1	1	R/W	00h

**The Time-out Register, I2CTO:** The time-out register is used to determine the maximum time that SCL is allowed to be LOW before the I2C state machine is reset.

When the I2C interface is operating, I2CTO is loaded in the time-out counter at every SCL transition.



The most significant bit of I2CTO (TE) is used as a time-out enable/disable. A "1" will enable the time-out function. The time-out period = (I2CTO[6:0] + 1) × 113.7 µs. The time-out value may vary some and is an approximate value.

The time-out register can be used in the following cases:

1. When the SIO, in the master mode, wants to send a START condition and the SCL line is held LOW by some other device. The SIO waits a time period equivalent to the time-out value for the SCL to be released. In case it is not released, the SIO concludes that there is a bus error, loads 90h in the I2CSTA register, generates an interrupt signal and releases the SCL and SDA lines. After the microcontroller reads the status register, it needs to send an external reset in order to reset the SIO.
2. In the master mode, the time-out feature starts every time the SCL goes LOW. If SCL stays LOW for a time period equal to or greater than the time-out value, the SIO concludes there is a bus error and behaves in the manner described above.
3. In case of a forced access to the I2C-bus. (See more details on page 15.)

**The Address Register, I2CADR:** I2CADR is not affected by the SIO hardware. The contents of this register are irrelevant when SIO is in a master mode. In the slave modes, the seven most significant bits must be loaded with the microcontroller's own slave address.



The most significant bit corresponds to the first bit received from the I2C-bus after a start condition. A logic 1 in I2CADR corresponds to a HIGH level on the I2C-bus, and a logic 0 corresponds to a LOW level on the bus. The least significant bit is not used but should be programmed with a "0".

**The Data Register, I2CDAT:** I2CDAT contains a byte of serial data to be transmitted or a byte which has just been received. In master mode, this includes the slave address that the master wants to send out on the I2C-bus, with the most significant bit of the slave address in the SD7 bit position and the Read/Write bit in the SD0 bit position. The CPU can read from and write to this 8-bit register while it is not in the process of shifting a byte. This occurs when SIO is in a defined state and the serial interrupt flag is set. Data in I2CDAT remains stable as long as SI is set. Whenever the SIO generates an interrupt, the I2CDAT registers contain the data byte that was just transferred on the I2C-bus.

**NOTE:** The I2CDAT register will capture the serial address as data when addressed via the serial bus. Also, the data register will continue to capture data from the serial bus during 3BH so the I2CDAT register will need to be reloaded when the bus becomes free.



- **SD7 - SDO:** Eight bits to be transmitted or just received. A logic 1 in I2CDAT corresponds to a HIGH level on the I2C-bus, and a logic 0 corresponds to a LOW level on the bus.

**The Control Register, I2CCON:** The microcontroller can read from and write to this 8-bit register. Two bits are affected by the SIO hardware: the SI bit is set when a serial interrupt is requested, and the STO bit is cleared when a STOP condition is present on the I2C-bus.



#### • ENSIO: The SIO Enable Bit

ENSIO = "0": When ENSIO is "0", the SDA and SCL outputs are in a high impedance state. SDA and SCL input signals are ignored. SIO is in the not addressed slave state.

ENSIO = "1": When ENSIO is "1", SIO is enabled

After the ENSIO bit is set, it takes 500 µs for the internal oscillator to start up, therefore, the PCA9564 will enter either the master or the slave mode after this time. ENSIO should not be used to temporarily release the PCA9564 from the I2C-bus since, when ENSIO is reset, the I2C-bus status is lost. The AA flag should be used instead (see description of the AA flag in the following text).

In the following text, it is assumed that ENSIO = "1".

- **STA: The START Flag**

## Parallel bus to I<sup>2</sup>C-bus controller

PCA9564

STA = "1": When the STA bit is set to enter a master mode, the SIO hardware checks the status of the I<sup>2</sup>C-bus and generates a START condition if the bus is free. If the bus is not free, then SIO waits for a STOP condition (which will free the bus) and generates a START condition after the minimum buffer time (t<sub>buf</sub>) has elapsed. If STA is set while SIO is already in a master mode and one or more bytes are transmitted or received, SIO transmits a repeated START condition. STA may be set at any time. STA may also be set when SIO is an addressed slave.

STA = "0": When the STA bit is reset, no START condition or repeated START condition will be generated.

• **STO - The STOP Flag**

STO = "1": When the STO bit is set while SIO is in a master mode, a STOP condition is transmitted to the I<sup>2</sup>C-bus. When the STOP condition is detected on the bus, the SIO hardware clears the STO flag.

If the STA and STO bits are both set, then a STOP condition is transmitted to the I<sup>2</sup>C-bus if SIO is in a master mode. SIO then transmits a START condition.

STO = "0": When the STO bit is reset, no STOP condition will be generated.

• **SI - The Serial Interrupt Flag**

SI = "1": When the SI flag is set, then, if the ENSIO bit is also set, a serial interrupt is requested. SI is set by hardware when one of 24 of the 25 possible SIO states is entered. The only state that does not cause SI to be set is state FBH, which indicates that no relevant state information is available.

While SI is set, the LOW period of the serial clock on the SCL line is stretched, and the serial transfer is suspended. A HIGH level on the SCL line is unaffected by the serial interrupt flag. SI must be reset by writing "0" to the SI bit. The SI bit cannot be set by the user.

SI = "0": When the SI flag is reset, no serial interrupt is requested, and there is no stretching of the serial clock on the SCL line.

### • AA - The Assert Acknowledge Flag

AA = "1": If the AA flag is set, an acknowledge (LOW level to SDA) will be returned during the acknowledge clock pulse on the SCL line when:

- The "own slave address" has been received
- A data byte has been received while SIO is in the master receiver mode
- A data byte has been received while SIO is in the addressed slave receiver mode

AA = "0": If the AA flag is reset, a not acknowledge (HIGH level to SDA) will be returned during the acknowledge clock pulse on the SCL line when:

- A data byte has been received while SIO is in the master receiver mode
- A data byte has been received while SIO is in the addressed slave receiver mode
- Own slave address has been received

When SIO is in the addressed slave transmitter mode, state CBH will be entered after the last serial is transmitted (see Figure 5). When SI is cleared, enters the not addressed slave receiver mode, and the SDA line remains at a HIGH level. In state CBH, the AA flag can be set again for future address recognition.

When SIO is in the not addressed slave mode, its own slave address is ignored. Consequently, no acknowledge is returned, and a serial transfer is not generated. Thus, SIO can be temporarily released from the I<sup>2</sup>C-bus while the bus status is monitored. While SIO is released from the bus, START and STOP conditions are detected, and serial data is shifted in. Address recognition can be resumed at any time by setting the AA flag.

• **The Clock Rate Bits: CR2, CR1, and CR0**

These bits determine the serial clock frequency when SIO is in master mode. The various serial rates are shown in Table 1.

The clock frequencies only take the HIGH and LOW times into consideration. The rise and fall time will cause the actual measured frequency to be lower than expected.

The frequencies shown in Table 1 are unimportant when SIO is in a slave mode. In the slave modes, SIO will automatically synchronize with any clock frequency up to 400 kHz.

Table 1. Serial Clock Rates

CR2	CR1	CR0	SERIAL CLOCK FREQUENCY (kHz)
0	0	0	330
0	0	1	288
0	1	0	217
0	1	1	146
1	0	0	881
1	0	1	59
1	1	0	44
1	1	1	36

### NOTE:

1. The clock frequency values are approximate and may vary with temperature, supply voltage, process, and SCL output loading. If normal mode I<sup>2</sup>C parameters must be strictly followed (SCL < 100kHz), it is recommended not to use CR2[0] = 100 (SCL = 88kHz) since the clock frequency might be slightly higher than 100 kHz under certain temperature, voltage, and process conditions and use CR2[0] = 101 (SCL = 59 kHz) instead.

**The Status Register, I2CSTA:** I2CSTA is an 8-bit read-only register. The three least significant bits are always zero. The five most significant bits contain the status code. There are 25 possible status codes. When I2CSTA contains FBH, no relevant state information is available and no serial interrupt is requested. All other I2CSTA values correspond to defined SIO states. When each of these states is entered, a serial interrupt is requested (SI = "1").

### More Information on SIO Operating Modes

The four operating modes are:

- Master Transmitter
- Master Receiver
- Slave Receiver
- Slave Transmitter

Data transfers in each mode of operation are shown in Figures 2-5.

These figures contain the following abbreviations:

Abbreviation	Explanation
S	Start condition
SLA	7-bit slave address
R	Read state (HIGH level at SDA)
W	Write bit (LOW level to SDA)
A	Acknowledge bit (LOW level at SDA)
N	Not acknowledge bit (HIGH level at SDA)
8-bit data byte	8-bit data byte
P	Stop condition

In Figures 2-5, circles are used to indicate when the serial interrupt flag is set. A serial interrupt is not generated when I2CSTA = FBH. This happens on a stop condition. The numbers in the circles show the status code held in the I2CSTA register. At these points, a service routine must be executed to continue or complete the serial transfer. These service routines are not critical since the serial transfer is suspended until the serial interrupt flag is cleared by software.

When a serial interrupt routine is entered, the status code in I2CSTA is used to branch to the appropriate service routine. For each status code, the required software action and details of the following serial transfer are given in Tables 2-6.

**Master Transmitter Mode:** In the master transmitter mode, a number of data bytes are transmitted to a slave receiver (see Figure 2). Before the master transmitter mode can be entered, I2CCON must be initialized as follows:

I2CCON	AA	ENSIO	STA	STO	SI	CR2	CR1	CR0
X	1	0	0	0	0	bit rate		

ENSIO must be set to logic 1 to enable SIO. If the AA bit is reset, SIO will not acknowledge its own slave address in the event of another device becoming master of the bus. In other words, if AA is reset, SIO cannot enter a slave mode, STA, STO, and SI must be reset.

The master transmitter mode may now be entered by setting the STA bit. The SIO logic will now take the I<sup>2</sup>C-bus and generate a start condition as soon as the bus becomes free. When a START condition is transmitted, the serial interrupt flag (SI) is set, and the status code in the status register (I2CSTA) will be 0BH. This status code must be used to vector to an interrupt service routine that loads I2CDAT with the slave address and the data direction bit (SLA+W). The SI bit in I2CCON must then be reset before the serial transfer can continue.

When the slave address and the direction bit have been transmitted and an acknowledgegment bit has been received, the serial interrupt flag (SI) is set again and I2CSTA status codes in I2CSTA are possible. These are 1BH, 20H, or 3BH for the master mode and also 6BH, or B0H if the slave mode was enabled (AA = logic 1). The appropriate action to be taken for each of these status codes is detailed in Table 2. After a repeated start condition (state 10H), SIO may switch to the master receiver mode by loading I2CDAT with SLA+R.

**Note that a master should never transmit its own slave address.**

## Parallel bus to I<sup>2</sup>C-bus controller

PCA9564

**Master Receiver Mode:** In the master receiver mode, a number of data bytes are received from a slave transmitter (see Figure 3). The transfer is initialized as in the master transmitter mode. When the start condition has been transmitted, the interrupt service routine must load I2CDAT with the 7-bit slave address and the data direction bit (SLA+R). The SI bit in I2CCON must then be cleared before the serial transfer can continue.

When the slave address and the data direction bit have been transmitted and an acknowledgegment bit has been received, the serial interrupt flag (SI) is set again, and a number of status codes in I2CSTA are possible. These are 40H, 48H, or 3BH for the master mode and also 6BH, or B0H if the slave mode was enabled (AA = logic 1). The appropriate action to be taken for each of these status codes is detailed in Table 3. ENSIO is not affected by the serial transfer and are not referred to in Table 3. After a repeated start condition (state 10H), SIO may switch to the master transmitter mode by loading I2CDAT with SLA+W.

**Note that a master should not transmit its own slave address.**

**Slave Receiver Mode:** In the slave receiver mode, a number of data bytes are received from a master transmitter (see Figure 4). To initiate the slave receiver mode, I2CAOR and I2CCON must be loaded as follows:

I2CAOR	7	6	5	4	3	2	1	0
BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1		
								0

The upper 7 bits are the address to which SIO will respond when addressed by a master.

I2CCON	AA	ENSIO	STA	STO	SI	CR2	CR1	CR0
1	1	0	0	0	X	X	X	X

ENSIO must be set to logic 1 to enable SIO. The AA bit must be set to enable SIO to acknowledge its own slave address, STA, STO, and SI must be reset.

When I2CAOR and I2CCON have been initialized, SIO waits until it is addressed by its own slave address followed by the data direction bit which must be "0" (W) for SIO to operate in the slave receiver mode. After its own slave address and the W bit have been received, the serial interrupt flag (I) is set and a valid status code can be read from I2CSTA. This status code is used to vector to an interrupt service routine, and the appropriate action to be taken for each of these status codes is detailed in Table 4. The slave receiver mode may also be entered if arbitration is lost while SIO is in the master mode (see status 6BH).

If the AA bit is reset during a transfer, SIO will return a not acknowledge (logic 1) to SDA after the next received data byte. While AA is reset, SIO does not respond to its own slave address. However, the I<sup>2</sup>C-bus is still monitored and address recognition may be resumed at any time by setting AA. This means that the AA bit may be used to temporarily isolate SIO from the I<sup>2</sup>C-bus.

Parallel bus to I<sup>2</sup>C-bus controller

PCA9564




Figure 2. Format and states in the master transmitter mode

Parallel bus to I<sup>2</sup>C-bus controller

PCA9564




Figure 3. Format and states in the master receiver mode

# Parallel bus to I<sup>2</sup>C-bus controller

PCA9564

# Parallel bus to I<sup>2</sup>C-bus controller

PCA9564

Table 2. Master Transmitter Mode

STATUS CODE (I2CSTA)	STATUS OF THE I <sup>2</sup> C BUS AND SIO HARDWARE	APPLICATION SOFTWARE RESPONSE						NEXT ACTION TAKEN BY SIO HARDWARE
		TO/FROM I2CDAT	TO I2CCON					
			STA	STO	SI	AA		
0BH	A START condition has been transmitted	Load SLA+W	X	X	0	X	SLA+W will be transmitted; ACK bit will be received	
10H	A repeated START condition has been transmitted	Load SLA+W or Load SLA+R	X	X	0	X	As above SLA+R will be transmitted; SIO will be switched to MST/REC mode	
18H	SLA+W has been transmitted; ACK has been received	Load data byte or no I2CDAT action or no I2CDAT action or no I2CDAT action	0	0	0	X	Data byte will be transmitted; ACK bit will be received	
		no I2CDAT action	1	0	0	X	Repeated START will be transmitted; STOP condition will be transmitted; STO flag will be reset	
		no I2CDAT action	1	1	0	X	STO flag will be reset	
							STOP condition followed by a START condition will be transmitted; STO flag will be reset	
20H	SLA+W has been transmitted; NOT ACK has been received	Load data byte or no I2CDAT action or no I2CDAT action or no I2CDAT action	0	0	0	X	Data byte will be transmitted; ACK bit will be received	
		no I2CDAT action	1	0	0	X	Repeated START will be transmitted; STOP condition will be transmitted; STO flag will be reset	
		no I2CDAT action	1	1	0	X	STO flag will be reset	
							STOP condition followed by a START condition will be transmitted; STO flag will be reset	
28H	Data byte in I2CDAT has been transmitted; ACK has been received	Load data byte or no I2CDAT action or no I2CDAT action or no I2CDAT action	0	0	0	X	Data byte will be transmitted; ACK bit will be received	
		no I2CDAT action	1	0	0	X	Repeated START will be transmitted; STOP condition will be transmitted; STO flag will be reset	
		no I2CDAT action	1	1	0	X	STO flag will be reset	
							STOP condition followed by a START condition will be transmitted; STO flag will be reset	
30H	Data byte in I2CDAT has been transmitted; NOT ACK has been received	Load data byte or no I2CDAT action or no I2CDAT action or no I2CDAT action	0	0	0	X	Data byte will be transmitted; ACK bit will be received	
		no I2CDAT action	1	0	0	X	Repeated START will be transmitted; STOP condition will be transmitted; STO flag will be reset	
		no I2CDAT action	1	1	0	X	STO flag will be reset	
							STOP condition followed by a START condition will be transmitted; STO flag will be reset	
38H	Arbitration lost in SLA+W or Data bytes	No I2CDAT action or No I2CDAT action	0	0	0	X	I <sup>2</sup> C-bus will be released; not addressed slave will be entered A START condition will be transmitted when the bus becomes free (STOP or SCL and SDA high)	

Table 3. Master Receiver Mode

STATUS CODE (I2CSTA)	STATUS OF THE I <sup>2</sup> C BUS AND SIO HARDWARE	APPLICATION SOFTWARE RESPONSE						NEXT ACTION TAKEN BY SIO HARDWARE
		TO/FROM I2CDAT	TO I2CCON				AA	
			STA	STO	SI	AA		
0BH	A START condition has been transmitted	Load SLA+R	X	X	0	0	X	SLA+R will be transmitted; ACK bit will be received
10H	A repeated START condition has been transmitted	Load SLA+R or Load SLA+W	X	X	0	0	X	As above SLA+W will be transmitted; SIO will be switched to MST/ITRX mode
38H	Arbitration lost in NOT ACK bit	No I2CDAT action or no I2CDAT action	0	0	0	0	X	I <sup>2</sup> C-bus will be released; SIO will enter a slave mode A START condition will be transmitted when the bus becomes free
40H	SLA+R has been transmitted; ACK has been received	No I2CDAT action or no I2CDAT action	0	0	0	0	0	Data byte will be received; NOT ACK bit will be returned Data byte will be returned; ACK bit will be returned
48H	SLA+R has been transmitted; NOT ACK has been received	No I2CDAT action or no I2CDAT action or no I2CDAT action	1	0	0	0	X	Repeated START condition will be transmitted; STOP condition will be transmitted; STOP flag will be reset
			1	1	0	0	X	STOP condition followed by a START condition will be transmitted; STO flag will be reset
50H	Data byte has been received; ACK has been returned	Read data byte or read data byte	0	0	0	0	0	Data byte will be received; NOT ACK bit will be returned Data byte will be returned; ACK bit will be returned
58H	Data byte has been received; NOT ACK has been returned	Read data byte or read data byte or read data byte	1	0	0	0	X	Repeated START condition will be transmitted; STOP condition will be transmitted; STOP flag will be reset
			1	1	0	0	X	STOP condition followed by a START condition will be transmitted; STO flag will be reset
38H	Arbitration lost in SLA+R	No I2CDAT action or No I2CDAT action	0	0	0	0	X	I <sup>2</sup> C-bus will be released; not addressed slave will be entered A START condition will be transmitted when the bus becomes free

## PCF8563 : Horloge temps réel

*(Extrait du datasheet)*


## Functional description

The PCF8563 contains sixteen 8-bit registers with an auto-incrementing address register, an on-chip 32.768 kHz oscillator with one integrated capacitor, a frequency divider which provides the source clock for the Real Time Clock/calendar (RTC), a programmable clock output, a timer, an alarm, a voltage-low detector and a 400 kHz I<sup>2</sup>C-bus interface.


All 16 registers are designed as addressable 8-bit parallel registers although not all bits are implemented. The first two registers (memory addresses 00H and 01H) are used as control and/or status registers. The memory addresses 02H through 08H are used as counters for the clock function (seconds up to years counters). Address locations 09H through 0CH contain alarm registers which define the conditions for an alarm. Address 0DH controls the CLKOUT output frequency. 0EH and 0FH are the timer control and timer registers, respectively.

The seconds, minutes, hours, days, weekdays, months, years as well as the minute alarm, hour alarm, day alarm and weekday alarm registers are all coded in BCD format.


When one of the RTC registers is read the contents of all counters are frozen.  
Therefore, faulty reading of the clock/calendar during a carry condition is prevented.



**Slave address.**



### Clock/calendar read/write cycles



**Fig 13. Master transmits to slave receiver (write mode).**




Fig 14. Master reads after setting word address (write word address; read data).




Fig 15. Master reads slave immediately after first byte (read mode).

## Register organization

Table 4: Binary formatted registers overview

Bit positions labelled as x are not implemented. Bit positions labelled with 0 should always be written with logic 0; if read they could be either logic 0 or logic 1.

[illegible]

Table 5: BCD formatted registers overview

Bit positions labelled as x are not implemented.

Address	Register name	BCD format tens nibble				BCD format units nibble			
		Bit 7 2 <sup>7</sup>	Bit 6 2 <sup>6</sup>	Bit 5 2 <sup>5</sup>	Bit 4 2 <sup>4</sup>	Bit 3 2 <sup>3</sup>	Bit 2 2 <sup>2</sup>	Bit 1 2 <sup>1</sup>	Bit 0 2 <sup>0</sup>
02H	seconds	VL				<seconds 00 to 59 coded in BCD>			
03H	minutes	x				<minutes 00 to 59 coded in BCD>			
04H	hours	x	x			<hours 00 to 23 coded in BCD>			
05H	days	x	x			<days 01 to 31 coded in BCD>			
06H	weekdays	x	x	x	x		<weekdays 0 to 6>		
07H	months/century	C	x	x		<months 01 to 12 coded in BCD>			
08H	years					<years 00 to 99 coded in BCD>			
09H	minute alarm	AE				<minute alarm 00 to 59 coded in BCD>			
0AH	hour alarm	AE	x			<hour alarm 00 to 23 coded in BCD>			
0BH	day alarm	AE	x			<day alarm 01 to 31 coded in BCD>			
0CH	weekday alarm	AE	x	x	x	x	<weekday alarm 0 to 6>		

Table 9: Seconds/VL (address 02H) bits description

Bit	Symbol	Value	Description
7	VL	0	clock integrity is guaranteed
		1	integrity of the clock information is no longer guaranteed
6 to 0	seconds	00 to 59	this register holds the current seconds coded in BCD format; example: seconds register contains x101 1001 = 59 seconds

Table 14: Weekday assignments

Day	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Sunday	x	x	x	x	x	0	0	0
Monday	x	x	x	x	x	0	0	1
Tuesday	x	x	x	x	x	0	1	0
Wednesday	x	x	x	x	x	0	1	1
Thursday	x	x	x	x	x	1	0	0
Friday	x	x	x	x	x	1	0	1
Saturday	x	x	x	x	x	1	1	0

Table 15: Months/century (address 07H) bits description

Bit	Symbol	Value	Description
7	century <sup>1)</sup>		this bit is toggled when the years register overflows from 99 to 00
		0	indicates the century is 20xx
		1	indicates the century is 19xx
4 to 0	month	01 to 12	this register holds the current month coded in BCD format, see <a href="#">Table 16</a>