

# Examen Final MC60

---

*Semestre Automne 2014- durée 1h*

## Etude Programme en assembleur

Voici un morceau de programme en assembleur (jeu de dés) :

```
A1
    BTFSC PORTB,0
    GOTO A1

Debut
    MOVLW 6
    MOVWF COMPTEUR

A2
    BTFSC PORTB,0
    GOTO Affiche
    DECFSZ COMPTEUR,1
    GOTO A2
    GOTO Debut

Affiche
    MOVFW COMPTEUR
    CALL Leds
    MOVWF PORTC

A3
    BTFSC PORTB,0
    GOTO A3
    MOVLW B'00000000'
    MOVWF PORTC
    GOTO Debut

Leds
    ANDLW 0x3F
    ADDWF PCL,F
    RETLW 0
    RETLW B'11110111' ;1
    RETLW B'11101011' ;2
    RETLW B'11100011' ;3
    RETLW B'10101010' ;4
    RETLW B'10100010' ;5
    RETLW B'10001000' ;6
    RETURN
    END
```

La fréquence du quartz est de 4 MHz. Le début du programme n'est pas donné.

## Questions :

- 1 - Deux ports sont utilisés. Précisez comment les initialiser en début de programme.
- 2 - Que représente COMPTEUR ?
- 3 - Une diode LED représentant un point du dé, est-elle allumée lorsque la sortie du port correspondant est à 0 ?

### **Boucle A1**

- 4 - Que réalise chacune des deux instructions ?
- 5 - A quelle condition physique sort-on de cette boucle ?

### **Boucle d'évolution du compteur (Boucle début)**

- 6 - Combien d'instructions comporte cette boucle ?
- 7 - A quelle condition reste-t-on dans cette boucle ?
- 8 - Combien de cycles machine faut-il pour que le compteur, partant de la valeur 6, se retrouve à nouveau avec la valeur 6 (La condition de sortie de la boucle n'ayant pas lieu) ?
- 9 - A combien de microsecondes correspond ce nombre de cycles précédemment déterminé ?

### **Décodage**

- 10 - En incluant l'instruction CALL, combien de cycles machine faut-il pour que le décodage et l'affichage soient réalisés ?

## Programmation du module timer2

Voir données en annexe.

La fréquence du quartz est de 4 MHz. On souhaite générer une impulsion toutes les 1 ms sur la sortie TMR2 Output, et provoquer une interruption toutes les 10 ms (sortie TMR2IF).

Ecrire en C (CC5X compatible PIC) les lignes nécessaires à la mise en fonction de TMR2 (ne pas prendre en considération l'autorisation des interruptions), conformément aux spécifications ci-dessus.

# Annexes

## Jeu d'instructions du PIC

**TABLE 15-2: PIC16F87XA INSTRUCTION SET**

| Mnemonic,<br>Operands                         | Description | Cycles                       | 14-Bit Opcode |    |      |      | Status<br>Affected | Notes                          |       |
|---|-------------|------------------------------|---------------|----|------|------|--------------------|--------------------------------|-------|
|   |             |                              | MSb           |    |      | LSb  |                    |                                |       |
| <b>BYTE-ORIENTED FILE REGISTER OPERATIONS</b> |             |                              |               |    |      |      |                    |                                |       |
| ADDWF   | f, d        | Add W and f                  | 1             | 00 | 0111 | dfff | ffff               | C,DC,Z                         | 1,2   |
| ANDWF   | f, d        | AND W with f                 | 1             | 00 | 0101 | dfff | ffff               | Z                              | 1,2   |
| CLRF  | f           | Clear f                      | 1             | 00 | 0001 | 1fff | ffff               | Z                              | 2     |
| CLRWF   | -           | Clear W                      | 1             | 00 | 0001 | 0xxx | xxxx               | Z                              |       |
| COMF  | f, d        | Complement f                 | 1             | 00 | 1001 | dfff | ffff               | Z                              | 1,2   |
| DECf  | f, d        | Decrement f                  | 1             | 00 | 0011 | dfff | ffff               | Z                              | 1,2   |
| DECFSZ  | f, d        | Decrement f, Skip if 0       | 1(2)          | 00 | 1011 | dfff | ffff               |                                | 1,2,3 |
| INCF  | f, d        | Increment f                  | 1             | 00 | 1010 | dfff | ffff               | Z                              | 1,2   |
| INCFSZ  | f, d        | Increment f, Skip if 0       | 1(2)          | 00 | 1111 | dfff | ffff               |                                | 1,2,3 |
| IORWF   | f, d        | Inclusive OR W with f        | 1             | 00 | 0100 | dfff | ffff               | Z                              | 1,2   |
| MOVF  | f, d        | Move f                       | 1             | 00 | 1000 | dfff | ffff               | Z                              | 1,2   |
| MOVWF   | f           | Move W to f                  | 1             | 00 | 0000 | 1fff | ffff               |                                |       |
| NOP   | -           | No Operation                 | 1             | 00 | 0000 | 0xx0 | 0000               |                                |       |
| RLF   | f, d        | Rotate Left f through Carry  | 1             | 00 | 1101 | dfff | ffff               | C                              | 1,2   |
| RRF   | f, d        | Rotate Right f through Carry | 1             | 00 | 1100 | dfff | ffff               | C                              | 1,2   |
| SUBWF   | f, d        | Subtract W from f            | 1             | 00 | 0010 | dfff | ffff               | C,DC,Z                         | 1,2   |
| SWAPF   | f, d        | Swap nibbles in f            | 1             | 00 | 1110 | dfff | ffff               |                                | 1,2   |
| XORWF   | f, d        | Exclusive OR W with f        | 1             | 00 | 0110 | dfff | ffff               | Z                              | 1,2   |
| <b>BIT-ORIENTED FILE REGISTER OPERATIONS</b>  |             |                              |               |    |      |      |                    |                                |       |
| BCF   | f, b        | Bit Clear f                  | 1             | 01 | 00bb | bfff | ffff               |                                | 1,2   |
| BSF   | f, b        | Bit Set f                    | 1             | 01 | 01bb | bfff | ffff               |                                | 1,2   |
| BTFSC   | f, b        | Bit Test f, Skip if Clear    | 1(2)          | 01 | 10bb | bfff | ffff               |                                | 3     |
| BTFSS   | f, b        | Bit Test f, Skip if Set      | 1(2)          | 01 | 11bb | bfff | ffff               |                                | 3     |
| <b>LITERAL AND CONTROL OPERATIONS</b>         |             |                              |               |    |      |      |                    |                                |       |
| ADDLW   | k           | Add Literal and W            | 1             | 11 | 111x | kkkk | kkkk               | C,DC,Z                         |       |
| ANDLW   | k           | AND Literal with W           | 1             | 11 | 1001 | kkkk | kkkk               | Z                              |       |
| CALL  | k           | Call Subroutine              | 2             | 10 | 0kkk | kkkk | kkkk               |                                |       |
| CLRWD <sub>T</sub>                            | -           | Clear Watchdog Timer         | 1             | 00 | 0000 | 0110 | 0100               | $\overline{TO}, \overline{PD}$ |       |
| GOTO  | k           | Go to Address                | 2             | 10 | 1kkk | kkkk | kkkk               |                                |       |
| IORLW   | k           | Inclusive OR Literal with W  | 1             | 11 | 1000 | kkkk | kkkk               | Z                              |       |
| MOVLW   | k           | Move Literal to W            | 1             | 11 | 00xx | kkkk | kkkk               |                                |       |
| RETFIE  | -           | Return from Interrupt        | 2             | 00 | 0000 | 0000 | 1001               |                                |       |
| RETLW   | k           | Return with Literal in W     | 2             | 11 | 01xx | kkkk | kkkk               |                                |       |
| RETURN  | -           | Return from Subroutine       | 2             | 00 | 0000 | 0000 | 1000               |                                |       |
| SLEEP   | -           | Go into Standby mode         | 1             | 00 | 0000 | 0110 | 0011               | $\overline{TO}, \overline{PD}$ |       |
| SUBLW   | k           | Subtract W from Literal      | 1             | 11 | 110x | kkkk | kkkk               | C,DC,Z                         |       |
| XORLW   | k           | Exclusive OR Literal with W  | 1             | 11 | 1010 | kkkk | kkkk               | Z                              |       |

- Note 1:** When an I/O register is modified as a function of itself ( e.g., `MOVF PORTB, 1`), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
- 2:** If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.
- 3:** If Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

## Module Timer2

### 7.0 TIMER2 MODULE

Timer2 is an 8-bit timer with a prescaler and a postscaler. It can be used as the PWM time base for the PWM mode of the CCP module(s). The TMR2 register is readable and writable and is cleared on any device Reset.

The input clock ( $F_{osc}/4$ ) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>).

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon Reset.


The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit, TMR2IF (PIR1<1>)).

Timer2 can be shut-off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

Register 7-1 shows the Timer2 Control register.

Additional information on timer modules is available in the PICmicro® Mid-Range MCU Family Reference Manual (DS33023).

**FIGURE 7-1: TIMER2 BLOCK DIAGRAM**



**REGISTER 7-1: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)**

|       |         |         |         |         |        |         |         |
|-------|---------|---------|---------|---------|--------|---------|---------|
| U-0   | R/W-0   | R/W-0   | R/W-0   | R/W-0   | R/W-0  | R/W-0   | R/W-0   |
| —     | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 |
| bit 7 |         |         |         |         |        |         | bit 0   |

- bit 7 **Unimplemented:** Read as '0'
- bit 6-3 **TOUTPS3:TOUTPS0:** Timer2 Output Postscale Select bits  
 0000 = 1:1 postscale  
 0001 = 1:2 postscale  
 0010 = 1:3 postscale  
 •  
 •  
 •  
 1111 = 1:16 postscale
- bit 2 **TMR2ON:** Timer2 On bit  
 1 = Timer2 is on  
 0 = Timer2 is off
- bit 1-0 **T2CKPS1:T2CKPS0:** Timer2 Clock Prescale Select bits  
 00 = Prescaler is 1  
 01 = Prescaler is 4  
 1x = Prescaler is 16

**Legend:**

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
 - n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

## 7.1 Timer2 Prescaler and Postscaler

The prescaler and postscaler counters are cleared when any of the following occurs:

- a write to the TMR2 register
- a write to the T2CON register
- any device Reset (POR,  $\overline{\text{MCLR}}$  Reset, WDT Reset or BOR)

TMR2 is not cleared when T2CON is written.

## 7.2 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the SSP module, which optionally uses it to generate the shift clock.

**TABLE 7-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER**

| Address                 | Name   | Bit 7                    | Bit 6   | Bit 5   | Bit 4   | Bit 3   | Bit 2  | Bit 1   | Bit 0   | Value on:<br>POR, BOR | Value on<br>all other<br>Resets |
|-------------------------|--------|--------------------------|---------|---------|---------|---------|--------|---------|---------|-----------------------|---------------------------------|
| 0Bh, 8Bh,<br>10Bh, 18Bh | INTCON | GIE                      | PEIE    | TMR0IE  | INTE    | RBIE    | TMR0IF | INTF    | RBIF    | 0000 000x             | 0000 000u                       |
| 0Ch                     | PIR1   | PSPIF <sup>(1)</sup>     | ADIF    | RCIF    | TXIF    | SSPIF   | CCP1IF | TMR2IF  | TMR1IF  | 0000 0000             | 0000 0000                       |
| 8Ch                     | PIE1   | PSPIE <sup>(1)</sup>     | ADIE    | RCIE    | TXIE    | SSPIE   | CCP1IE | TMR2IE  | TMR1IE  | 0000 0000             | 0000 0000                       |
| 11h                     | TMR2   | Timer2 Module's Register |         |         |         |         |        |         |         | 0000 0000             | 0000 0000                       |
| 12h                     | T2CON  | —                        | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | -000 0000             | -000 0000                       |
| 92h                     | PR2    | Timer2 Period Register   |         |         |         |         |        |         |         | 1111 1111             | 1111 1111                       |

**Legend:** x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

**Note 1:** Bits PSPIE and PSPIF are reserved on 28-pin devices; always maintain these bits clear.